PS5 revision CFI 1200 appear to have a SOC die-shrink to 6nm (Supply Shortage almost over)

Gizmo_Duck

blathering blatherskite!
Joined
Aug 15, 2018
Messages
72,138
Reputation
5,359
Daps
152,820
Reppin
Duckburg, NY
https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2Fbbff7131-c1f6-4726-8185-f68915b104f2_1440x720.jpeg


With an exclusive side-by-side comparison showing 6nm Oberon Plus next to 7nm Oberon, we can see what has physically changed in the 2 years between them. Die size has gone from ~300 mm² to below 260 mm², a shrink of close to 15%. What this means in the end is that each wafer processed can produce near 20% more chips for a similar cost.
For this example, TSMC ensures that their 6nm EUV process is Design Rule Compatible with their N7 DUV process, meaning that customers can reuse existing designs made for N7 to use on N6, with a simple conversion process that does not alter the underlying high-level synthesis.
more at the link:


This pretty much means that everyone that wants a PS5 will be able to get one pretty soon. As of early next year (after the holidays) they should be regularly seen on shelves. This has already gone into effect and its been shipped in certain territories already. It should start to roll out in the the west in October.

Not only will it produce a lot more PS5’s but it will have a sign finally less power draw. Its most likely why there are making a redesign in 2024. This is also the reason Sony forecasted they’d be able to ship 18.7m consoles this fiscal year. Seems like production is ready to take off.
 
Top